

RB 713 052 857
 784 464
 08/18/17
 001




FIGURE 1 (Prior Art)

RB 713 052 857
784464
867293
08/18/19




FIGURE 2

BUS CYCLE #	BUS Ct1		BUS DATA [8:0]			
	START	OP[0]	ADDRESS [9:2]	ADDRESS [17:10]	ADDRESS [26:18]	ADDRESS [35:27]
0	START	OP[0]				
1	OP[1]	OP[3]				
2	RSRV					
3	OP[2]					
4	RSRV	RSRV	COUNT [6,4,2]	RSRV		
5	RSRV	RSRV	COUNT [7,5,3]	COUNT [1:0]	ADDRESS [1:0]	

FIGURE 3




FIGURE 4




FIGURE 5a




FIGURE 5b

RB 713 052 857
08/484917
~~667293~~
784464

Adr[1:0]	Mask[3:0]
00	1111
01	1110
10	1100
11	1000

FIGURE 6a

Count[1:0]	Mask[7:4]
00	0001
01	0011
10	0111
11	1111

FIGURE 6b

One Byte Transfer (MasterCount[7:0] = 00000000)

Count[7:2]	Count[1:0]	Adr[1:0]	Mask[7:4]	Mask[3:0]	Mask[7:4] and Mask[3:0]
00000000	00	00	0001	1111	0001
00000000	01	01	0011	1110	0010
00000000	10	10	0111	1100	0100
00000000	11	11	1111	1000	1000

FIGURE 7a

Two Byte Transfer (MasterCount[7:0] = 00000001)

Count[7:2]	Count[1:0]	Adr[1:0]	Mask[7:4]	Mask[3:0]	Mask[7:4] and Mask[3:0]
00000000	01	00	0011	1111	0011
00000000	10	01	0111	1110	0110
00000000	11	10	1111	1100	1100
00000001	0	11	0001	1000	not used - two QB's

FIGURE 7b

KD 713052037
 08/484917
 784464

Four Byte Transfer (MasterCount[7:0] = 00000011)

Count[7:2]	Count[1:0]	Adr[1:0]	Mask[7:4]	Mask[3:0]	Mask[7:4] and Mask[3:0]
00000000	11	00	1111	1111	1111
00000001	00	01	0001	1110	not used - two QB's
00000001	01	10	0011	1100	not used - two QB's
00000001	10	11	0111	1000	not used - two QB's

FIGURE 7c

Eight Byte Transfer (MasterCount[7:0] = 00000111)

Count[7:2]	Count[1:0]	Adr[1:0]	Mask[7:4]	Mask[3:0]	Mask[7:4] and Mask[3:0]
00000001	11	00	1111	1111	not used - two QB's
00000010	00	01	0001	1110	not used - three QB's
00000010	01	10	0011	1100	not used - three QB's
00000010	10	11	0111	1000	not used - three QB's

FIGURE 7d